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Abstract— The portable electronics market is rapidly migrating 
towards more compact devices requiring multiple high-integrity 
high-efficiency voltage supplies for empowering the systems. This 
paper demonstrates a single inductor used in a buck converter with 
two output voltages from an input battery with voltage of value 3V. 
The main target is low cross regulation between the two outputs to 
supply independent load current levels while maintaining desired 
output voltage values well within a ripple that is set by adaptive 
hysteresis levels. A reverse current detector to avoid negative 
current flowing through the inductor prevents possible efficiency 
degradation. 
 
I. INTRODUCTION  
The typical buck converter is the most frequently used 
switching converter in portable applications. Since multiple 
voltage rails are required on a Power Management IC (PMIC), 
several such converters are normally used in a device for 
obtaining different voltage levels. If a PMIC supplies N 
independent voltage rails, N such converters are required. The 
costliest and most area consuming component on the board of a 
SMPS design is the inductor. A solution for this issue is to use a 
single-inductor serving to multiple outputs [1-8]. A single-
inductor dual output (SIDO) buck converter is shown in Fig. 1.  
Two independent outputs V1 and V2 are obtained from a single 
inductor L. C1 and C2 are output capacitors that maintain average 
load voltages V1 and V2 respectively, and provide output current 
when the inductor is serving the other output. The voltages 
V1,2upDC, V1,2lowDC, V1,2up(t) and V1,2low(t) are described in the 
following subsections. For the SIMO buck, T1, T2, … and TN are the time windows for which L is connected to the outputs V1, V2, 
... VN, respectively. The timing diagram in Fig. 2 shows the 
different phases of operation of a SIDO buck converter. The 
slopes of inductor charge and discharge depend on the output that 
L is connected to for regulation. Since the inductor is shared, the 
minimization of cross-regulation is highly desirable to maintain 
the regulator’s outputs independent of each other for a wide 
range of load values[1]. The time frames T1 and T2 depend on the 
load demanded at each output and are adjusted interactively by 
the feedback dynamic level comparator. The control of the time 
windows ensures the minimization of cross-regulation that arises 
from sharing the inductor between the outputs. 
 
 
(a) 
 
(b) 
Fig. 1 SIDO Buck Converter SMPS and Timing Diagram 
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II. CONTROL METHODOLOGY 
In order to support low cross-regulation across 
independent load levels and achieve high output voltage 
accuracy, variable frequency control is chosen, for which 
hysteresis comparison levels are used. In this paper, the hysteretic  
control is slighlty different from the conventional one since the  
dynamic hysteresis levels that contain information about the 
slopes of the output voltages are used for providing an indication 
of the voltages and load currents.  The first derivative of the 
voltage indicates the amount of load present at the outputs. For 
each output, two dynamic levels V1,2up(t) and V1,2low(t) 
are 
properly defined and serve as thresholds against which the SIDO 
buck outputs are compared so that the voltage ripples are limited 
to within a set percentage of the reference voltages under all  
loading conditions. Let us define dynamic thresholds V1,2upDC and 
V1,2lowDC as the bounds for the  SIDO buck’s outputs V1,2 as 
follows: 
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The derivative of the output voltages is a measure of 
inductor current; hence the threshold levels are dynamically 
adjusted according to IL. The value of the coefficient KZ 
determines the sensitivity of the dynamic levels. A very large 
value of KZ causes high swing in the upper and lower dynamic 
levels and their possible overlap whereas a small value 
desensitizes the threshold levels to load current variations 
increasing the output voltage ripple.  
Confinement of the output voltages to well within the 
dynamic levels described by (1) and (2) helps achieve the low 
cross-regulation and well-defined ripple levels Thus, the 
proposed controller for the SIDO buck converter is able to supply 
the output at full load as well as the output at stand-by 
simultaneously without the undesirable drop or rise respectively 
in voltage levels at either output. 
 
A. Ripple Control and Cross Regulation  
 The output voltages V1,2 
are limited to the hysteresis 
bands by comparing them with the dynamic levels to control the 
switches SP and SN. As shown in Fig. 2, by monitoring the output 
voltage and its first derivative, the transient response is improved 
and the ripple is limited around the desired DC value. In Fig. 2, 
during T1, when L is connected to one of the outputs, SP is 
activated and its voltage variation is positive due to the current 
injected by the inductor. Based on the speed of the variation of 
the output voltage, the dynamic levels (1) and (2) are adjusted; 
large load current leads to large steps in the dynamic levels. 
Since IL is positive, the threshold voltage V1,2up decreases thus 
preventing significant overshoot at the end of the SP phase even 
in the presence of control circuit delays. In the following SN 
phase one of the inductor terminals is grounded but continues to 
serve the output if L is sized sufficiently to support the total DC 
load. During T2, the output voltage discharge at a rate given by -
I1,2/C1,2. This causes a step increase in the dynamic levels, 
making it move closer to the output voltage profile. When 
switching from one output to the other, switch S1 is closed if the 
voltage V1 discharges to below V1low(t); i.e. S1 and S2 are 
controlled by load levels in the outputs.  This guarantees that V1 
and V2 stay well within the static bounds V1,2upDC and V1,2lowDC. 
Thus the ripples of the output voltages are stronger functions of 
the static levels V1,2upDC and V1,2lowDC than of the external LC tank. 
This is an advantage from form factor reduction point of view. 
Lower ripple requires closer static bounds, and also increases the 
frequency with which S1, S2, Sp, Sn switch.  
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Fig. 2 SIDO’s steady state output and corresponding dynamic thresholds 
The time periods T1 and T2 are adjusted by the controller 
such that the average loads at both outputs are delivered over one 
time period when the converter is in steady state; i.e. 
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The issue of cross-regulation arises from the sharing of 
boundary conditions of inductor current between the output 
branches. This causes coupling between the sub converters. If the 
inductor were to discharge to a state of zero current at the end of 
every time window, then independent load supply can be 
achieved at each output without undesirable rise or fall in voltage 
[2-5]. However, the disadvantage of operating the SIDO buck 
converter in this mode of discontinuous conduction for all load 
conditions is the rise in peak currents flowing through the 
inductor, increasing current stress of the switches and conduction 
losses as well as loss in system efficiency due to the full  charge 
and discharge of additional parasitic capacitors. To decrease the 
peak inductor currents the inductor might be reset to a constant 
value Idc instead of zero [6-7]. A variation of this technique is to 
reset the inductor to different current values that are dependent 
on the individual loads. This technique requires an additional 
low-resistance switch across the inductor. Further, current 
sensing circuits that are sensitive to high frequency noise are 
required. Control methodologies like Adaptive Delta Modulation 
[8] and Ordered Power Distributive Control [9] use digital 
algorithms and analog signal processing circuits to control the 
voltages. These solutions have a fixed frequency of operation 
which leads to the inability of the SIMO SMPS to regulate with 
widely varied load ranges at both outputs.  
In order to meet the average load current requirements 
of both the outputs as set by (3), the time multiplexing of L is 
controlled. In Fig. 2, when S1,2 is ON during T1, C2,1 discharges, 
causing V2,1  to droop with a rate that is directly proportional to 
its load current. This causes an upward shift in V2,1low(t). At time 
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T2 when V1 hits V2,1low(t), S2,1 is turned ON. Thus the output with 
higher load current takes priority since the transient voltage 
profile is monitored. L is connected for a longer time to the 
output with the higher load. The absence of any averaging 
circuits or any form of  linear compensation leads to better 
transient performance.   
 
B. Architecture and control flow 
Fig. 3 shows the topology and control architecture of the 
SIDO buck converter. Eqns. (1) and (2) are implemented using 
analog differentiators with DC offsets. V1 and V2 are compared 
with the dynamic levels to generate the control signals for 
switches Sp and Sn. S1 and S2  are controlled by the comparator 
that sets the priority of the outputs based on the voltage error and 
load current, accordingly setting the flag ‘M’ to 1 or 0. The 
delays due to the control gates, drivers and comparators are 
negligible compared to the output time constant, leading to very 
small control loop delay. Reverse current is detected by 
monitoring voltages across S1 and S2 in order to avoid the flow of 
negative current flowing through the inductor. When the reverse 
current detector ‘R’ is high the switches Sn and Saux are closed 
while all the other switches are immediately turned OFF. This 
switching action grounds the inductor terminals avoiding 
negative current flow through it and also prevents efficiency 
degradation. The flowchart shown in Fig. 4 summarizes the 
sequence of operations implemented by the digital controller. The 
flag ‘M’ and reverse current flag ‘R’ control the states of S1 and 
S2. Once the inductor is connected to a particular output, the 
voltage is compared to corresponding dynamic levels for 
manipulation of Sp and Sn. Sp is switched ON when the voltage 
goes below the lower dynamic threshold and Sn is turned ON 
when the voltage overshoots the upper dynamic threshold. Thus 
the two loops that control the battery side and load side switches 
work independently of each other, except in the event of reverse 
current flow. This independent operation guarantees the reliable 
operation of the control system.  
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Fig. 3 SIDO system Overview 
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Fig. 4 Logical flow of operations in the SIDO Buck Converter 
 
III. SCHEMATIC SIMULATION RESULTS 
In this work, the value of L is1 µH and the values of the 
output capacitors are 4.7 µF each. The controller was designed 
and simulated at transistor level using a conventional 0.5 m 
CMOS technology. When maximum load i.e. 300 mA is present 
at each output, the transient response of V1(t) and V2(t) with 
corresponding dynamic levels are shown in Fig. 5. Overshoots or 
undershoots about their designated static bounds are due to the 
response time of the loop control.  
 
 
Fig. 5 Steady state V1 and V2 when load currents I1 = I2 = 300 mA 
 
In Fig. 6, the load at V1(t) is 10 mA and at V2(t) is 300 
mA. In Fig. 6, S1 stays ON for just as long as the capacitor C1 
gets charged to over V1low. Once the light load output V1 is 
charged over its acceptable lower limit, the inductor is 
immediately connected to the output V2 with the heavier load, and 
the switches Sp and Sn continue to get manipulated according to 
the corresponding dynamic thresholds. Hence both outputs with 
widely varied load values are served by the inductor thus 
minimizing the cross regulation.  
Fig. 7 shows two families of curves; the dotted traces 
correspond to the output voltages with dynamic hysteresis, while 
the solid lines indicate the outputs with static hysteresis. When 
dynamic levels are used the voltage ripple is better controlled 
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within the permissible bounds. In the case of static hysteresis, a 
large output capacitor would be required to effectively control 
this ripple value. 
 
  
 
Fig. 6 Steady state V1 and V2 when load currents I1 = 10mA and I2 = 300 mA 
 
 
Fig. 7 Comparison of static and dynamic hysteresis 
 
Fig. 8 shows the load regulation of V1(t) and cross 
regulation of V2(t). There is a step increase in the load current I1 
from 10mA to 300mA leading to an increase in the ripple 
frequency of V1(t) at the instant of the load step. This increase in 
the switching frequency ensures that the sudden load step is 
handled by the inductor energy, thus helping the loop recover 
without any undesirable dips in the output voltages.  
 
 
Fig. 8 Time response of V1 and V2  to load step from 10 mA to 300 mA. 
 
 Hence from simulations it can be concluded that 
frequency of operation is “adaptive” leading to faster 
switching during high loads and slower switching during 
low loads, leading to improved efficiency. Also, the 
problem of negative inductor current during discontinuous 
conduction mode is solved, with no ringing transients, due 
to the presence of the auxiliary switch. The efficiency of 
the system is almost constant over the individual load 
ranges. This leads to an almost flat efficiency-load curve as 
depicted in Fig. 9 that is desirable in many applications in 
order to optimize the performance of the power supple over 
a wide range of loads. Higher values of efficiency are 
achievable with more sophisticated technology, leading to 
lower switch on-state resistance and parasitic capacitances. 
 
  
Fig. 9 Overall efficiency vs. total load current I1 and I2  
 
IV. CONCLUSION 
A single-inductor two-output switching regulator with 
low cross regulation, high accuracy and 2.5% ripple limits has 
been described. These achievements are a result of the proposed 
non linear hysteresis control applied to the SIDO buck converter 
leading to superior transient performance and disturbance 
rejection. Using the proposed dynamic hysteresis control 
methodology, constant efficiency values at different load 
combinations that is essential for optimum performance is 
achieved. The downside of the proposed method is the variation 
of the operating frequency with load. Nevertheless, the switching 
frequency can be controlled to stay within a band of acceptable 
frequencies by tuning the width of the hysteresis loop using an 
auxiliary feedback loop. The principles presented in this paper 
can be extended to a multiple output (n>2) buck converter. 
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